Abstract
INTRODUCTION
In the advance VLSI technology, low power architecture implementations for the better performance and for the power resources are an important constraint. In this paper a proposed Low power architecture Design has been constructed by the design of Parallel Squarer using Binary squarer algorithm. Optimized parallel squarer is designed using array multiplier and carry look ahead adder and the efficient results are obtained by the optimization of the proposed design. Section II describes the squarer, parallel squarer and the block diagram associated with it and the components in it. Section III describes the binary squarer diagram which is designed and with examples. Section IV describes the implementation and the optimized circuits of the proposed design. Section V describes the simulation and synthesis results using the cadence 180nm technology encounter RTL compiler. Section VI gives the future scope, Section VII provides the conclusion followed by reference. The hybrid squarer and the combined squarer are the future works of the proposed architecture.
SQUARER
Squarer is a digital multiplier with the identical inputs .It consists of multiplier unit which is designed for the DSP applications with various purposes in Viterbi decoding, image compression, Euclidean distance and vector normalization, pattern recognition, adaptive filtering, graphic processors, digital synthesizers, polynomial and filter evaluation and soon. Squarer can be designed using binary unsigned and signed numbers. In this paper a unsigned binary squarer is been designed and implemented in the digital systems. Fig. 1 shows the block diagram of a squarer circuit. There are 3 units used: Multiply, Square and Add. Multiply unit contains the multiplier and multiplicand designed using any multiplier, Square unit is a multiplier with identical inputs .Add unit contains the adder for adding the products of multiply and square unit.
Parallel Squarer
Parallel Squarer is a squaring circuit where the squaring operations using multiplier and the addition of products take place parallelly in a digital system. Parallel Squarer is a binary squarer where the multiplier is computed parallel with the use of array multipliers to yield the products. The block diagram of parallel squarer is shown in Fig.2 .Parallel squarer reduces the computation time by reducing the execution cycles by parallel computing the result of squaring unit. There are three steps in obtaining the squared number: 1.Partial Product Generation (PPG), 2.Partial Product Reduction (PPR) 3.Partial Product Addition (PPA).First step is done using the array multiplier to generate the products in the proposed system. Second step is the optimization of the product by reduction in the structural gates. Third step is the addition of the optimized result. By these steps a efficient In proposed system, Parallel squarer uses array multiplier with identical inputs for squaring circuit, CLA for addition.
Other multipliers and adders can be used for the computation. Array multiplier is used as it takes up least amount of area and less wiring and routing in layout. CLA reduces the propagation delay. Array multiplier has regular structure.
Fig 2 Block diagram of Parallel Squarer

Array Multiplier
Array multiplier uses AND gates for generation of the bit-products and adders for accumulation of generated bit products. All bit-products are generated in parallel and collected through an array of full adders and half adders. Since the array multiplier is having a regular structure, wiring and the layout are done in a much simplified manner [2] . 
BINARY SQUARER ALGORITHM
Squares are a special case of multiplication where both inputs are identical.
Proposed Algorithm:
The algorithm consists of following steps:
The given input is partitioned into two parts, each part is treated as a separate unit processed individually by further units. · Find the square of each part. · Find twice the product of individual part. · Add the above results suitably to get the final result.
If X is a five-digit number, who's square has to be computed. Step 1: Partition the eight bit binary number to 4 bit binary number (any bit number can be partitioned).
_______________________________________________________________________________________
Step 2: a=(0110) 2 , b=(1010) 2 .Perform a-square and b-square by the squaring unit using array multiplier. a-square= (1100100) 2 -(100) 10 , b-square= (11100001) 2 -(225) 10
Step 3: Perform 2ab by multiplying a and b to get the products ab then shift left to get 2ab, ab= (10010110) 2 , 2ab= (100101100) 2
Step 4: The MSB bit partitioned b-square numbers is retained and added with 2ab and a-square to get square of the number. The bolded numbers is b-square. Shift left by 4 for 2ab and add a-square and b-square to obtain the square of the given number. 
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IMPLEMENTATION DESIGN
4-Bit Squarer
The implementation is done using the structural gate levels using the cadence tool. The unoptimised circuits and optimised circuits are shown in Fig. 5 . The components of squarer are shown in diagram 5 blocks are used in unoptimised or existing system architecture which has more delay and power.The optimised squarer and the components are shown in Fig. 7 and Fig. 8 . We can notice that the components of optimised parallel squarer is reduced and 2XY block is removed.The optimisation is such a way that the adder appends zero bit to MSB of XY while adding so that 2XY is added and the result is obtained.The same procedure follows for 8 bit squarer also.
8-Bit Squarer
8-bit squarer is designed using the 4-bit squarer is used for X 2 block and 2XY block of 4-bit squarer is used for 2XY block too in 8-bit squarer. Totally, 8-bit Squarer is designed using4 bit squarer. The unoptimised and optimised squarers are shown in Fig. 9 and Fig. 10 . The components of squarer are shown in diagram 5 blocks are used in unoptimised or existing system architecture which has more delay and power.The optimised squarer and the components are shown in Fig. 11 and Fig. 12 . 
SIMULATION AND SYNTHESIS RESULTS
The simulation is done using the MODELSIM 6.5 version for 4 bit and 8 bit squarers, and report of area, timing, power is obtained in Cadence Encounter(R) RTL compiler version(RC)12.10.
Fig 13
Waveform from the RTL code -4 bit squarer
In the above simulation a=1011 i.e. 11 in decimal and the squared output sq=001111001 is obtained. 
FUTURE ENHANCEMENT
Optimized Parallel squarer can be further optimized at the gate and structural level and can be combined with signed and unsigned multipliers to obtain hybrid squarer. Hybrid squarer provides the performance better than parallel and binary squarer. Other multipliers can be used for squaring and multiplication unit to provide efficient power. There will be a trade-off between power, area and delay, even with the performance of the circuit in digital system.
CONCLUSIONS
An Optimized Parallel Squarer is designed and Implemented for Low power architecture in various DSP applications using the binary squarer algorithm and found that it's efficient in terms of area, power and delay concerned when compared to the existing system. The Parallel Squarer is simulated, optimized and synthesized to get the report of Power, Area and Delay in RTL compiler of Cadence. From the result we can note that an efficient parallel squarer is designed which is optimized based on area and power is reduced when compared to unoptimised architecture. 
